samsung_sm8750/android_kernel_samsung_sm8750-devicetrees
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge remote-tracking branch 'quic/display-kernel-dev.lnx.1.0' into display-kernel.lnx.11.0

Browse Source 
CRs              SHA_ID     Commit Message
----------------------------------------------------------------------
3801491           I520eb6be ARM: dts: msm: add new msm-IDs support on sun HDK
3808462           I9a3d00c3 ARM: dts: msm: update address ranges to avoid unsecure context bank for sun target

CRs-Included: 3808462,3801491 .

Change-Id: I6746ce1401cc7c5be84f5f6f1e12afad295921ef
Signed-off-by: lnxdisplay <lnxdisplay@localhost>
This commit is contained in:
lnxdisplay
2024-05-13 11:00:46 +05:30
parent 3c2c328c14 9a8a071668
commit 637a2753a7
2 changed files with 5 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
display/sun-sde-display-hdk-overlay.dts
View File

@@ -11,6 +11,8 @@
/ { / {
model = "Qualcomm Technologies, Inc. SunP QRD HDK"; model = "Qualcomm Technologies, Inc. SunP QRD HDK";
compatible = "qcom,sunp-hdk", "qcom,sunp", "qcom,hdk"; compatible = "qcom,sunp-hdk", "qcom,sunp", "qcom,hdk";
qcom,msm-id = <639 0x10000>, <639 0x20000>, <618 0x10000>, <618 0x20000>; qcom,msm-id = <639 0x10000>, <639 0x20000>, <618 0x10000>, <618 0x20000>,
<0x100026a 0x10000>, <0x100026a 0x20000>,
<0x100027f 0x10000>, <0x100027f 0x20000>;
qcom,board-id = <0x1001f 0>; qcom,board-id = <0x1001f 0>;
}; };

2
display/sun-sde.dtsi
View File

@@ -184,6 +184,8 @@
smmu_sde_iommu_region_partition: smmu_sde_iommu_region_partition { smmu_sde_iommu_region_partition: smmu_sde_iommu_region_partition {
iommu-addresses = <&smmu_sde_unsec 0x0 0x00060000>, iommu-addresses = <&smmu_sde_unsec 0x0 0x00060000>,
<&smmu_sde_unsec 0xd4e23000 0x002dd000>, <&smmu_sde_unsec 0xd4e23000 0x002dd000>,
<&smmu_sde_unsec 0xd2880000 0x05780000>,
<&smmu_sde_unsec 0xa3500000 0x02c80000>,
<&smmu_sde_unsec 0xfc800000 0x02b00000>, <&smmu_sde_unsec 0xfc800000 0x02b00000>,
<&smmu_sde_sec 0x0 0x00020000>; <&smmu_sde_sec 0x0 0x00020000>;
}; };