samsung_sm8750/android_kernel_samsung_sm8750-devicetrees
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ARM: dts: msm: Modify Display and PCIe CRM devices for tuna

Browse Source 
Rectify the interrupt numbers for display and pcie crm.

Change-Id: Idc4339263eae94266bd51964dbb2bd9dd7c31dfd
Signed-off-by: Sneh Mankad <quic_smankad@quicinc.com>
This commit is contained in:
Sneh Mankad
2024-11-19 00:17:30 +05:30
parent 8b1c694a87
commit 529c253735
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
qcom/tuna.dtsi
View File

@@ -840,9 +840,9 @@
reg = <0xaf21000 0x6000>, <0xaf27000 0x400>, <0xaf27400 0x400>, reg = <0xaf21000 0x6000>, <0xaf27000 0x400>, <0xaf27400 0x400>,
<0xaf27800 0x2000>, <0xaf29800 0x700>, <0xaf29f00 0x100>; <0xaf27800 0x2000>, <0xaf29800 0x700>, <0xaf29f00 0x100>;
reg-names = "base", "crm_b", "crm_b_pt", "crm_c", "crm_v", "common"; reg-names = "base", "crm_b", "crm_b_pt", "crm_c", "crm_v", "common";
interrupts = <GIC_SPI 703 IRQ_TYPE_EDGE_RISING>, interrupts = <GIC_SPI 702 IRQ_TYPE_EDGE_RISING>,
<GIC_SPI 708 IRQ_TYPE_EDGE_RISING>, <GIC_SPI 707 IRQ_TYPE_EDGE_RISING>,
<GIC_SPI 714 IRQ_TYPE_EDGE_RISING>, <GIC_SPI 713 IRQ_TYPE_EDGE_RISING>,
<GIC_SPI 68 IRQ_TYPE_EDGE_RISING>, <GIC_SPI 68 IRQ_TYPE_EDGE_RISING>,
<GIC_SPI 96 IRQ_TYPE_EDGE_RISING>, <GIC_SPI 96 IRQ_TYPE_EDGE_RISING>,
<GIC_SPI 242 IRQ_TYPE_EDGE_RISING>; <GIC_SPI 242 IRQ_TYPE_EDGE_RISING>;
@@ -876,7 +876,7 @@
reg = <0x1d01000 0x2000>, <0x1d03000 0x400>, <0x1d03400 0x400>, reg = <0x1d01000 0x2000>, <0x1d03000 0x400>, <0x1d03400 0x400>,
<0x1d03800 0x2000>, <0x1d05800 0x700>, <0x1d05f00 0x100>; <0x1d03800 0x2000>, <0x1d05800 0x700>, <0x1d05f00 0x100>;
reg-names = "base", "crm_b", "crm_b_pt", "crm_c", "crm_v", "common"; reg-names = "base", "crm_b", "crm_b_pt", "crm_c", "crm_v", "common";
interrupts = <GIC_SPI 641 IRQ_TYPE_EDGE_RISING>; interrupts = <GIC_SPI 640 IRQ_TYPE_EDGE_RISING>;
interrupt-names = "pcie_crm_drv0"; interrupt-names = "pcie_crm_drv0";
clocks = <&pcie_0_pipe_clk>; clocks = <&pcie_0_pipe_clk>;
qcom,hw-drv-ids = <0 1>; qcom,hw-drv-ids = <0 1>;