ARM: dts: msm: Add support for partial CPU configuration
Add PMQOS, CPUFREQ, IRQ affinity mapping support for partial CPU configuration. Change-Id: I55dd98bdd1d2bd3ebc99a2091c366c00b51a9507 Signed-off-by: Nitin Rawat <quic_nitirawa@quicinc.com>
This commit is contained in:
@@ -2429,6 +2429,7 @@
|
|||||||
qcom,ice-use-hwkm;
|
qcom,ice-use-hwkm;
|
||||||
qcom,prime-mask = <0xc0>;
|
qcom,prime-mask = <0xc0>;
|
||||||
qcom,silver-mask = <0x3f>;
|
qcom,silver-mask = <0x3f>;
|
||||||
|
qcom,cluster-mask = <0x3F 0xC0>;
|
||||||
/* affine cpu for each CQ starting from CQ:0 to CQ:max_cqs */
|
/* affine cpu for each CQ starting from CQ:0 to CQ:max_cqs */
|
||||||
qcom,esi-affinity-mask = <4 5 3 4 5 3 7 7>;
|
qcom,esi-affinity-mask = <4 5 3 4 5 3 7 7>;
|
||||||
|
|
||||||
@@ -2481,25 +2482,19 @@
|
|||||||
|
|
||||||
qcom,bypass-pbl-rst-wa;
|
qcom,bypass-pbl-rst-wa;
|
||||||
qcom,max-cpus = <8>;
|
qcom,max-cpus = <8>;
|
||||||
|
qcom,storage-boost;
|
||||||
|
|
||||||
msi-parent = <&gic_its 0x60>;
|
msi-parent = <&gic_its 0x60>;
|
||||||
|
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
|
|
||||||
qos0 {
|
qos0 {
|
||||||
mask = <0xc0>;
|
|
||||||
vote = <44>;
|
vote = <44>;
|
||||||
perf;
|
perf;
|
||||||
/* Set CPU6 to fmax, and CPU[6-7] will run at fmax */
|
|
||||||
cpu_freq_vote = <6>;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
qos1 {
|
qos1 {
|
||||||
mask = <0x3f>;
|
|
||||||
vote = <44>;
|
vote = <44>;
|
||||||
perf;
|
|
||||||
/* Set CPU0 to fmax, and CPU[0-5] will run at fmax */
|
|
||||||
cpu_freq_vote = <0>;
|
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
Reference in New Issue
Block a user