ARM: dts: msm: enable qsync for csot panel on sun target
This change enable qsync for csot panel on sun target. Change-Id: I50068d98a263f28bc68a300b445125ce5ee73dff Signed-off-by: Jinfeng Gu <quic_gjinfeng@quicinc.com>
This commit is contained in:
Jinfeng Gu
138
display/dsi-panel-nt37801-qsync-dsc-wqhd-plus-cmd-cphy.dtsi
Normal file
138
display/dsi-panel-nt37801-qsync-dsc-wqhd-plus-cmd-cphy.dtsi
Normal file
@@ -0,0 +1,138 @@
|
|||||||
|
// SPDX-License-Identifier: BSD-3-Clause
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
|
||||||
|
*/
|
||||||
|
|
||||||
|
&mdss_mdp {
|
||||||
|
dsi_nt37801_amoled_qsync_cmd_cphy: qcom,mdss_dsi_nt37801_qsync_wqhd_plus_cmd_cphy {
|
||||||
|
qcom,mdss-dsi-panel-name =
|
||||||
|
"nt37801 amoled qsync cmd mode dsi csot panel with DSC CPHY";
|
||||||
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
||||||
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
||||||
|
qcom,mdss-dsi-virtual-channel-id = <0>;
|
||||||
|
qcom,mdss-dsi-stream = <0>;
|
||||||
|
qcom,mdss-dsi-bpp = <24>;
|
||||||
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
||||||
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
||||||
|
qcom,mdss-dsi-border-color = <0>;
|
||||||
|
|
||||||
|
qcom,dsi-ctrl-num = <0>;
|
||||||
|
qcom,dsi-phy-num = <0>;
|
||||||
|
|
||||||
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
||||||
|
qcom,mdss-dsi-lane-map = "lane_map_0123";
|
||||||
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
||||||
|
qcom,mdss-dsi-bllp-power-mode;
|
||||||
|
qcom,mdss-dsi-lane-0-state;
|
||||||
|
qcom,mdss-dsi-lane-1-state;
|
||||||
|
qcom,mdss-dsi-lane-2-state;
|
||||||
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
||||||
|
qcom,mdss-dsi-mdp-trigger = "none";
|
||||||
|
qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
|
||||||
|
|
||||||
|
qcom,mdss-dsi-te-pin-select = <1>;
|
||||||
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
||||||
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
||||||
|
qcom,mdss-dsi-te-dcs-command = <1>;
|
||||||
|
qcom,mdss-dsi-te-check-enable;
|
||||||
|
qcom,mdss-dsi-te-using-te-pin;
|
||||||
|
qcom,panel-cphy-mode;
|
||||||
|
qcom,spr-pack-type = "pentile";
|
||||||
|
qcom,qsync-enable;
|
||||||
|
qcom,mdss-dsi-qsync-min-refresh-rate = <60>;
|
||||||
|
qcom,mdss-dsi-display-timings {
|
||||||
|
timing@0 {
|
||||||
|
cell-index = <0>;
|
||||||
|
qcom,mdss-dsi-panel-framerate = <120>;
|
||||||
|
qcom,mdss-dsi-panel-width = <1440>;
|
||||||
|
qcom,mdss-dsi-panel-height = <3200>;
|
||||||
|
qcom,mdss-dsi-h-front-porch = <22>;
|
||||||
|
qcom,mdss-dsi-h-back-porch = <20>;
|
||||||
|
qcom,mdss-dsi-h-pulse-width = <20>;
|
||||||
|
qcom,mdss-dsi-h-sync-skew = <0>;
|
||||||
|
qcom,mdss-dsi-v-back-porch = <18>;
|
||||||
|
qcom,mdss-dsi-v-front-porch = <20>;
|
||||||
|
qcom,mdss-dsi-v-pulse-width = <2>;
|
||||||
|
qcom,mdss-dsi-h-left-border = <0>;
|
||||||
|
qcom,mdss-dsi-h-right-border = <0>;
|
||||||
|
qcom,mdss-dsi-v-top-border = <0>;
|
||||||
|
qcom,mdss-dsi-v-bottom-border = <0>;
|
||||||
|
qcom,mdss-dsi-panel-jitter = <0x4 0x1>;
|
||||||
|
|
||||||
|
qcom,mdss-dsi-on-command = [
|
||||||
|
39 01 00 00 00 00 06 F0 55 AA 52 08 01
|
||||||
|
39 01 00 00 00 00 02 6F 01
|
||||||
|
39 01 00 00 00 00 04 C5 0B 0B 0B
|
||||||
|
39 01 00 00 00 00 05 FF AA 55 A5 80
|
||||||
|
39 01 00 00 00 00 02 6F 02
|
||||||
|
39 01 00 00 00 00 02 F5 10
|
||||||
|
39 01 00 00 00 00 02 6F 1B
|
||||||
|
39 01 00 00 00 00 02 F4 55
|
||||||
|
39 01 00 00 00 00 02 6F 18
|
||||||
|
39 01 00 00 00 00 02 F8 19
|
||||||
|
39 01 00 00 00 00 02 6F 0F
|
||||||
|
39 01 00 00 00 00 02 FC 00
|
||||||
|
39 01 00 00 00 00 05 2A 00 00 05 9F
|
||||||
|
39 01 00 00 00 00 05 2B 00 00 0C 7F
|
||||||
|
39 01 00 00 00 00 03 90 03 03
|
||||||
|
39 01 00 00 00 00 13 91 89 28 00 28 D2
|
||||||
|
00 02 86 04 3A 00 0A 02 AB 01 E9 10
|
||||||
|
F0
|
||||||
|
39 01 00 00 00 00 02 6F 06
|
||||||
|
39 01 00 00 00 00 02 F3 DC
|
||||||
|
39 01 00 00 00 00 02 26 00
|
||||||
|
39 01 00 00 00 00 02 35 00
|
||||||
|
39 01 00 00 00 00 05 3B 00 18 00 10
|
||||||
|
39 01 00 00 00 00 02 53 20
|
||||||
|
39 01 00 00 00 00 07 51 07 FF 07 FF 0F
|
||||||
|
FF
|
||||||
|
39 01 00 00 00 00 02 5A 01
|
||||||
|
39 01 00 00 00 00 02 5F 00
|
||||||
|
39 01 00 00 00 00 02 9C 01
|
||||||
|
05 01 00 00 00 00 01 2C
|
||||||
|
39 01 00 00 00 00 02 2F 00
|
||||||
|
39 01 00 00 00 00 05 FF AA 55 A5 82
|
||||||
|
39 01 00 00 00 00 02 6F 08
|
||||||
|
39 01 00 00 00 00 03 F3 CC 0C
|
||||||
|
39 01 00 00 00 00 06 F0 55 AA 52 08 01
|
||||||
|
39 01 00 00 00 00 05 B2 55 01 FF 03
|
||||||
|
05 01 00 00 78 00 01 11
|
||||||
|
05 01 00 00 14 00 01 29
|
||||||
|
];
|
||||||
|
|
||||||
|
qcom,mdss-dsi-off-command = [
|
||||||
|
05 01 00 00 14 00 02 28 00
|
||||||
|
05 01 00 00 78 00 02 10 00];
|
||||||
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
||||||
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
||||||
|
qcom,mdss-dsi-qsync-on-commands = [
|
||||||
|
39 01 00 00 00 00 06 f0 55 aa 52 08 00
|
||||||
|
39 01 00 00 00 00 02 6f 1f
|
||||||
|
39 01 00 00 00 00 02 c0 50
|
||||||
|
39 01 00 00 00 00 02 6f 22
|
||||||
|
39 01 00 00 00 00 03 c0 0C bf
|
||||||
|
39 01 00 00 00 00 02 6f 13
|
||||||
|
39 01 00 00 00 00 03 c0 00 cc
|
||||||
|
39 01 00 00 00 00 02 35 00
|
||||||
|
39 01 00 00 00 00 03 44 00 00
|
||||||
|
39 01 00 00 00 00 02 2f 10
|
||||||
|
];
|
||||||
|
qcom,mdss-dsi-qsync-on-commands-state =
|
||||||
|
"dsi_hs_mode";
|
||||||
|
qcom,mdss-dsi-qsync-off-commands = [
|
||||||
|
39 01 00 00 00 00 02 2f 00
|
||||||
|
];
|
||||||
|
qcom,mdss-dsi-qsync-off-commands-state =
|
||||||
|
"dsi_hs_mode";
|
||||||
|
qcom,mdss-dsi-h-sync-pulse = <0>;
|
||||||
|
qcom,compression-mode = "dsc";
|
||||||
|
qcom,mdss-dsc-slice-height = <40>;
|
||||||
|
qcom,mdss-dsc-slice-width = <720>;
|
||||||
|
qcom,mdss-dsc-slice-per-pkt = <1>;
|
||||||
|
qcom,mdss-dsc-bit-per-component = <8>;
|
||||||
|
qcom,mdss-dsc-bit-per-pixel = <8>;
|
||||||
|
qcom,mdss-dsc-block-prediction-enable;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
137
display/dsi-panel-nt37801-qsync-dsc-wqhd-plus-cmd.dtsi
Normal file
137
display/dsi-panel-nt37801-qsync-dsc-wqhd-plus-cmd.dtsi
Normal file
@@ -0,0 +1,137 @@
|
|||||||
|
// SPDX-License-Identifier: BSD-3-Clause
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
|
||||||
|
*/
|
||||||
|
|
||||||
|
&mdss_mdp {
|
||||||
|
dsi_nt37801_amoled_qsync_cmd: qcom,mdss_dsi_nt37801_qsync_wqhd_plus_cmd {
|
||||||
|
qcom,mdss-dsi-panel-name =
|
||||||
|
"nt37801 amoled qsync cmd mode dsi csot panel with DSC";
|
||||||
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
||||||
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
||||||
|
qcom,mdss-dsi-virtual-channel-id = <0>;
|
||||||
|
qcom,mdss-dsi-stream = <0>;
|
||||||
|
qcom,mdss-dsi-bpp = <24>;
|
||||||
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
||||||
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
||||||
|
qcom,mdss-dsi-border-color = <0>;
|
||||||
|
|
||||||
|
qcom,dsi-ctrl-num = <0>;
|
||||||
|
qcom,dsi-phy-num = <0>;
|
||||||
|
qcom,dsi-sec-ctrl-num = <1>;
|
||||||
|
qcom,dsi-sec-phy-num = <1>;
|
||||||
|
|
||||||
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
||||||
|
qcom,mdss-dsi-lane-map = "lane_map_0123";
|
||||||
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
||||||
|
qcom,mdss-dsi-bllp-power-mode;
|
||||||
|
qcom,mdss-dsi-lane-0-state;
|
||||||
|
qcom,mdss-dsi-lane-1-state;
|
||||||
|
qcom,mdss-dsi-lane-2-state;
|
||||||
|
qcom,mdss-dsi-lane-3-state;
|
||||||
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
||||||
|
qcom,mdss-dsi-mdp-trigger = "none";
|
||||||
|
qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
|
||||||
|
|
||||||
|
qcom,mdss-dsi-te-pin-select = <1>;
|
||||||
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
||||||
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
||||||
|
qcom,mdss-dsi-te-dcs-command = <1>;
|
||||||
|
qcom,mdss-dsi-te-check-enable;
|
||||||
|
qcom,mdss-dsi-te-using-te-pin;
|
||||||
|
qcom,spr-pack-type = "pentile";
|
||||||
|
qcom,qsync-enable;
|
||||||
|
qcom,mdss-dsi-qsync-min-refresh-rate = <60>;
|
||||||
|
qcom,mdss-dsi-display-timings {
|
||||||
|
timing@0 {
|
||||||
|
cell-index = <0>;
|
||||||
|
qcom,mdss-dsi-panel-framerate = <120>;
|
||||||
|
qcom,mdss-dsi-panel-width = <1440>;
|
||||||
|
qcom,mdss-dsi-panel-height = <3200>;
|
||||||
|
qcom,mdss-dsi-h-front-porch = <20>;
|
||||||
|
qcom,mdss-dsi-h-back-porch = <20>;
|
||||||
|
qcom,mdss-dsi-h-pulse-width = <4>;
|
||||||
|
qcom,mdss-dsi-h-sync-skew = <0>;
|
||||||
|
qcom,mdss-dsi-v-back-porch = <18>;
|
||||||
|
qcom,mdss-dsi-v-front-porch = <20>;
|
||||||
|
qcom,mdss-dsi-v-pulse-width = <2>;
|
||||||
|
qcom,mdss-dsi-h-left-border = <0>;
|
||||||
|
qcom,mdss-dsi-h-right-border = <0>;
|
||||||
|
qcom,mdss-dsi-v-top-border = <0>;
|
||||||
|
qcom,mdss-dsi-v-bottom-border = <0>;
|
||||||
|
qcom,mdss-dsi-panel-jitter = <0x4 0x1>;
|
||||||
|
|
||||||
|
qcom,mdss-dsi-on-command = [
|
||||||
|
39 01 00 00 00 00 06 F0 55 AA 52 08 01
|
||||||
|
39 01 00 00 00 00 02 6F 01
|
||||||
|
39 01 00 00 00 00 04 C5 0B 0B 0B
|
||||||
|
39 01 00 00 00 00 05 FF AA 55 A5 80
|
||||||
|
39 01 00 00 00 00 02 6F 02
|
||||||
|
39 01 00 00 00 00 02 F5 10
|
||||||
|
39 01 00 00 00 00 02 6F 1B
|
||||||
|
39 01 00 00 00 00 02 F4 55
|
||||||
|
39 01 00 00 00 00 02 6F 18
|
||||||
|
39 01 00 00 00 00 02 F8 19
|
||||||
|
39 01 00 00 00 00 02 6F 0F
|
||||||
|
39 01 00 00 00 00 02 FC 00
|
||||||
|
39 01 00 00 00 00 05 2A 00 00 05 9F
|
||||||
|
39 01 00 00 00 00 05 2B 00 00 0C 7F
|
||||||
|
39 01 00 00 00 00 03 90 03 03
|
||||||
|
39 01 00 00 00 00 13 91 89 28 00 28 D2
|
||||||
|
00 02 86 04 3A 00 0A 02 AB 01 E9 10
|
||||||
|
F0
|
||||||
|
39 01 00 00 00 00 02 6F 06
|
||||||
|
39 01 00 00 00 00 02 F3 DC
|
||||||
|
39 01 00 00 00 00 02 26 00
|
||||||
|
39 01 00 00 00 00 02 35 00
|
||||||
|
39 01 00 00 00 00 05 3B 00 18 00 10
|
||||||
|
39 01 00 00 00 00 02 53 20
|
||||||
|
39 01 00 00 00 00 07 51 07 FF 07 FF 0F
|
||||||
|
FF
|
||||||
|
39 01 00 00 00 00 02 5A 01
|
||||||
|
39 01 00 00 00 00 02 5F 00
|
||||||
|
39 01 00 00 00 00 02 9C 01
|
||||||
|
05 01 00 00 00 00 01 2C
|
||||||
|
39 01 00 00 00 00 02 2F 00
|
||||||
|
39 01 00 00 00 00 06 F0 55 AA 52 08 01
|
||||||
|
39 01 00 00 00 00 05 B2 55 01 FF 03
|
||||||
|
05 01 00 00 78 00 01 11
|
||||||
|
05 01 00 00 14 00 01 29
|
||||||
|
];
|
||||||
|
|
||||||
|
qcom,mdss-dsi-off-command = [
|
||||||
|
05 01 00 00 14 00 02 28 00
|
||||||
|
05 01 00 00 78 00 02 10 00];
|
||||||
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
||||||
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
||||||
|
qcom,mdss-dsi-qsync-on-commands = [
|
||||||
|
39 01 00 00 00 00 06 f0 55 aa 52 08 00
|
||||||
|
39 01 00 00 00 00 02 6f 1f
|
||||||
|
39 01 00 00 00 00 02 c0 50
|
||||||
|
39 01 00 00 00 00 02 6f 22
|
||||||
|
39 01 00 00 00 00 03 c0 0C bf
|
||||||
|
39 01 00 00 00 00 02 6f 13
|
||||||
|
39 01 00 00 00 00 03 c0 00 cc
|
||||||
|
39 01 00 00 00 00 02 35 00
|
||||||
|
39 01 00 00 00 00 03 44 00 00
|
||||||
|
39 01 00 00 00 00 02 2f 10
|
||||||
|
];
|
||||||
|
qcom,mdss-dsi-qsync-on-commands-state =
|
||||||
|
"dsi_hs_mode";
|
||||||
|
qcom,mdss-dsi-qsync-off-commands = [
|
||||||
|
39 01 00 00 00 00 02 2f 00
|
||||||
|
];
|
||||||
|
qcom,mdss-dsi-qsync-off-commands-state =
|
||||||
|
"dsi_hs_mode";
|
||||||
|
qcom,mdss-dsi-h-sync-pulse = <0>;
|
||||||
|
qcom,compression-mode = "dsc";
|
||||||
|
qcom,mdss-dsc-slice-height = <40>;
|
||||||
|
qcom,mdss-dsc-slice-width = <720>;
|
||||||
|
qcom,mdss-dsc-slice-per-pkt = <1>;
|
||||||
|
qcom,mdss-dsc-bit-per-component = <8>;
|
||||||
|
qcom,mdss-dsc-bit-per-pixel = <8>;
|
||||||
|
qcom,mdss-dsc-block-prediction-enable;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
120
display/dsi-panel-nt37801-qsync-dsc-wqhd-plus-video-cphy.dtsi
Normal file
120
display/dsi-panel-nt37801-qsync-dsc-wqhd-plus-video-cphy.dtsi
Normal file
@@ -0,0 +1,120 @@
|
|||||||
|
// SPDX-License-Identifier: BSD-3-Clause
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
|
||||||
|
*/
|
||||||
|
|
||||||
|
&mdss_mdp {
|
||||||
|
dsi_nt37801_amoled_qsync_video_cphy: qcom,mdss_dsi_nt37801_qsync_wqhd_plus_vid_cphy {
|
||||||
|
qcom,mdss-dsi-panel-name =
|
||||||
|
"nt37801 amoled qsync video mode dsi csot panel with DSC CPHY";
|
||||||
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
||||||
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
||||||
|
qcom,mdss-dsi-virtual-channel-id = <0>;
|
||||||
|
qcom,mdss-dsi-stream = <0>;
|
||||||
|
qcom,mdss-dsi-bpp = <24>;
|
||||||
|
qcom,mdss-dsi-border-color = <0>;
|
||||||
|
qcom,dsi-ctrl-num = <0>;
|
||||||
|
qcom,dsi-phy-num = <0>;
|
||||||
|
qcom,mdss-dsi-traffic-mode = "burst_mode";
|
||||||
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
||||||
|
qcom,mdss-dsi-bllp-power-mode;
|
||||||
|
qcom,mdss-dsi-lane-0-state;
|
||||||
|
qcom,mdss-dsi-lane-1-state;
|
||||||
|
qcom,mdss-dsi-lane-2-state;
|
||||||
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
||||||
|
qcom,mdss-dsi-mdp-trigger = "none";
|
||||||
|
qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
|
||||||
|
qcom,mdss-dsi-tx-eot-append;
|
||||||
|
qcom,adjust-timer-wakeup-ms = <1>;
|
||||||
|
qcom,panel-cphy-mode;
|
||||||
|
qcom,spr-pack-type = "pentile";
|
||||||
|
|
||||||
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
||||||
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
||||||
|
qcom,qsync-enable;
|
||||||
|
qcom,mdss-dsi-qsync-min-refresh-rate = <80>;
|
||||||
|
qcom,mdss-dsi-display-timings {
|
||||||
|
timing@0 {
|
||||||
|
cell-index = <0>;
|
||||||
|
qcom,mdss-dsi-panel-framerate = <120>;
|
||||||
|
qcom,mdss-dsi-panel-width = <1440>;
|
||||||
|
qcom,mdss-dsi-panel-height = <3200>;
|
||||||
|
qcom,mdss-dsi-h-front-porch = <100>;
|
||||||
|
qcom,mdss-dsi-h-back-porch = <20>;
|
||||||
|
qcom,mdss-dsi-h-pulse-width = <20>;
|
||||||
|
qcom,mdss-dsi-h-sync-skew = <0>;
|
||||||
|
qcom,mdss-dsi-v-back-porch = <20>;
|
||||||
|
qcom,mdss-dsi-v-front-porch = <44>;
|
||||||
|
qcom,mdss-dsi-v-pulse-width = <2>;
|
||||||
|
qcom,mdss-dsi-h-left-border = <0>;
|
||||||
|
qcom,mdss-dsi-h-right-border = <0>;
|
||||||
|
qcom,mdss-dsi-v-top-border = <0>;
|
||||||
|
qcom,mdss-dsi-v-bottom-border = <0>;
|
||||||
|
|
||||||
|
qcom,mdss-dsi-on-command = [
|
||||||
|
39 01 00 00 00 00 06 F0 55 AA 52 08 00
|
||||||
|
39 01 00 00 00 00 02 C2 81
|
||||||
|
39 01 00 00 00 00 06 F0 55 AA 52 08 03
|
||||||
|
39 01 00 00 00 00 02 C6 A2
|
||||||
|
39 01 00 00 00 00 06 F0 55 AA 52 08 05
|
||||||
|
39 01 00 00 00 00 02 6F 08
|
||||||
|
39 01 00 00 00 00 06 EC 10 00 00 00 FF
|
||||||
|
39 01 00 00 00 00 02 17 01
|
||||||
|
39 01 00 00 00 00 05 3B 00 14 00 2C
|
||||||
|
39 01 00 00 00 00 06 F0 55 AA 52 08 01
|
||||||
|
39 01 00 00 00 00 02 C3 19
|
||||||
|
39 01 00 00 00 00 02 6F 01
|
||||||
|
39 01 00 00 00 00 04 C5 0B 0B 0B
|
||||||
|
39 01 00 00 00 00 05 FF AA 55 A5 80
|
||||||
|
39 01 00 00 00 00 02 6F 02
|
||||||
|
39 01 00 00 00 00 02 F5 10
|
||||||
|
39 01 00 00 00 00 02 6F 1B
|
||||||
|
39 01 00 00 00 00 02 F4 55
|
||||||
|
39 01 00 00 00 00 02 6F 18
|
||||||
|
39 01 00 00 00 00 02 F8 19
|
||||||
|
39 01 00 00 00 00 02 6F 0F
|
||||||
|
39 01 00 00 00 00 02 FC 00
|
||||||
|
39 01 00 00 00 00 05 2A 00 00 05 9F
|
||||||
|
39 01 00 00 00 00 05 2B 00 00 0C 7F
|
||||||
|
39 01 00 00 00 00 03 90 03 03
|
||||||
|
39 01 00 00 00 00 13 91 89 28 00 28 D2
|
||||||
|
00 02 86 04 3A 00 0A 02 AB 01 E9 10
|
||||||
|
F0
|
||||||
|
39 01 00 00 00 00 02 6F 06
|
||||||
|
39 01 00 00 00 00 02 F3 DC
|
||||||
|
39 01 00 00 00 00 02 26 00
|
||||||
|
39 01 00 00 00 00 02 35 00
|
||||||
|
39 01 00 00 00 00 02 53 20
|
||||||
|
39 01 00 00 00 00 07 51 07 FF 07 FF 0F
|
||||||
|
FF
|
||||||
|
39 01 00 00 00 00 02 5A 01
|
||||||
|
39 01 00 00 00 00 02 5F 00
|
||||||
|
39 01 00 00 00 00 02 9C 01
|
||||||
|
05 01 00 00 00 00 01 2C
|
||||||
|
39 01 00 00 00 00 02 2f 00
|
||||||
|
39 01 00 00 00 00 05 FF AA 55 A5 82
|
||||||
|
39 01 00 00 00 00 02 6F 08
|
||||||
|
39 01 00 00 00 00 03 F3 CC 0C
|
||||||
|
39 01 00 00 00 00 06 F0 55 AA 52 08 01
|
||||||
|
39 01 00 00 00 00 05 B2 55 01 FF 03
|
||||||
|
05 01 00 00 78 00 01 11
|
||||||
|
05 01 00 00 14 00 01 29
|
||||||
|
];
|
||||||
|
|
||||||
|
qcom,mdss-dsi-off-command = [
|
||||||
|
05 01 00 00 14 00 02 28 00
|
||||||
|
05 01 00 00 78 00 02 10 00];
|
||||||
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
||||||
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
||||||
|
qcom,mdss-dsi-h-sync-pulse = <0>;
|
||||||
|
qcom,compression-mode = "dsc";
|
||||||
|
qcom,mdss-dsc-slice-height = <40>;
|
||||||
|
qcom,mdss-dsc-slice-width = <720>;
|
||||||
|
qcom,mdss-dsc-slice-per-pkt = <1>;
|
||||||
|
qcom,mdss-dsc-bit-per-component = <8>;
|
||||||
|
qcom,mdss-dsc-bit-per-pixel = <8>;
|
||||||
|
qcom,mdss-dsc-block-prediction-enable;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
119
display/dsi-panel-nt37801-qsync-dsc-wqhd-plus-video.dtsi
Normal file
119
display/dsi-panel-nt37801-qsync-dsc-wqhd-plus-video.dtsi
Normal file
@@ -0,0 +1,119 @@
|
|||||||
|
// SPDX-License-Identifier: BSD-3-Clause
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
|
||||||
|
*/
|
||||||
|
|
||||||
|
&mdss_mdp {
|
||||||
|
dsi_nt37801_amoled_qsync_video: qcom,mdss_dsi_nt37801_qsync_wqhd_plus_vid {
|
||||||
|
qcom,mdss-dsi-panel-name =
|
||||||
|
"nt37801 amoled qsync video mode dsi csot panel with DSC";
|
||||||
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
||||||
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
||||||
|
qcom,mdss-dsi-virtual-channel-id = <0>;
|
||||||
|
qcom,mdss-dsi-stream = <0>;
|
||||||
|
qcom,mdss-dsi-bpp = <24>;
|
||||||
|
qcom,mdss-dsi-border-color = <0>;
|
||||||
|
qcom,dsi-ctrl-num = <0>;
|
||||||
|
qcom,dsi-phy-num = <0>;
|
||||||
|
qcom,dsi-sec-ctrl-num = <1>;
|
||||||
|
qcom,dsi-sec-phy-num = <1>;
|
||||||
|
qcom,mdss-dsi-traffic-mode = "burst_mode";
|
||||||
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
||||||
|
qcom,mdss-dsi-bllp-power-mode;
|
||||||
|
qcom,mdss-dsi-lane-0-state;
|
||||||
|
qcom,mdss-dsi-lane-1-state;
|
||||||
|
qcom,mdss-dsi-lane-2-state;
|
||||||
|
qcom,mdss-dsi-lane-3-state;
|
||||||
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
||||||
|
qcom,mdss-dsi-mdp-trigger = "none";
|
||||||
|
qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
|
||||||
|
qcom,mdss-dsi-tx-eot-append;
|
||||||
|
qcom,adjust-timer-wakeup-ms = <1>;
|
||||||
|
|
||||||
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
||||||
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
||||||
|
qcom,spr-pack-type = "pentile";
|
||||||
|
qcom,qsync-enable;
|
||||||
|
qcom,mdss-dsi-qsync-min-refresh-rate = <80>;
|
||||||
|
qcom,mdss-dsi-display-timings {
|
||||||
|
timing@0 {
|
||||||
|
cell-index = <0>;
|
||||||
|
qcom,mdss-dsi-panel-framerate = <120>;
|
||||||
|
qcom,mdss-dsi-panel-width = <1440>;
|
||||||
|
qcom,mdss-dsi-panel-height = <3200>;
|
||||||
|
qcom,mdss-dsi-h-front-porch = <100>;
|
||||||
|
qcom,mdss-dsi-h-back-porch = <20>;
|
||||||
|
qcom,mdss-dsi-h-pulse-width = <20>;
|
||||||
|
qcom,mdss-dsi-h-sync-skew = <0>;
|
||||||
|
qcom,mdss-dsi-v-back-porch = <20>;
|
||||||
|
qcom,mdss-dsi-v-front-porch = <44>;
|
||||||
|
qcom,mdss-dsi-v-pulse-width = <2>;
|
||||||
|
qcom,mdss-dsi-h-left-border = <0>;
|
||||||
|
qcom,mdss-dsi-h-right-border = <0>;
|
||||||
|
qcom,mdss-dsi-v-top-border = <0>;
|
||||||
|
qcom,mdss-dsi-v-bottom-border = <0>;
|
||||||
|
|
||||||
|
qcom,mdss-dsi-on-command = [
|
||||||
|
39 01 00 00 00 00 06 F0 55 AA 52 08 00
|
||||||
|
39 01 00 00 00 00 02 C2 81
|
||||||
|
39 01 00 00 00 00 06 F0 55 AA 52 08 03
|
||||||
|
39 01 00 00 00 00 02 C6 A2
|
||||||
|
39 01 00 00 00 00 06 F0 55 AA 52 08 05
|
||||||
|
39 01 00 00 00 00 02 6F 08
|
||||||
|
39 01 00 00 00 00 06 EC 10 00 00 00 FF
|
||||||
|
39 01 00 00 00 00 02 17 01
|
||||||
|
39 01 00 00 00 00 05 3B 00 14 00 2C
|
||||||
|
39 01 00 00 00 00 06 F0 55 AA 52 08 01
|
||||||
|
39 01 00 00 00 00 02 C3 19
|
||||||
|
39 01 00 00 00 00 02 6F 01
|
||||||
|
39 01 00 00 00 00 04 C5 0B 0B 0B
|
||||||
|
39 01 00 00 00 00 05 FF AA 55 A5 80
|
||||||
|
39 01 00 00 00 00 02 6F 02
|
||||||
|
39 01 00 00 00 00 02 F5 10
|
||||||
|
39 01 00 00 00 00 02 6F 1B
|
||||||
|
39 01 00 00 00 00 02 F4 55
|
||||||
|
39 01 00 00 00 00 02 6F 18
|
||||||
|
39 01 00 00 00 00 02 F8 19
|
||||||
|
39 01 00 00 00 00 02 6F 0F
|
||||||
|
39 01 00 00 00 00 02 FC 00
|
||||||
|
39 01 00 00 00 00 05 2A 00 00 05 9F
|
||||||
|
39 01 00 00 00 00 05 2B 00 00 0C 7F
|
||||||
|
39 01 00 00 00 00 03 90 03 03
|
||||||
|
39 01 00 00 00 00 13 91 89 28 00 28 D2
|
||||||
|
00 02 86 04 3A 00 0A 02 AB 01 E9 10
|
||||||
|
F0
|
||||||
|
39 01 00 00 00 00 02 6F 06
|
||||||
|
39 01 00 00 00 00 02 F3 DC
|
||||||
|
39 01 00 00 00 00 02 26 00
|
||||||
|
39 01 00 00 00 00 02 35 00
|
||||||
|
39 01 00 00 00 00 02 53 20
|
||||||
|
39 01 00 00 00 00 07 51 07 FF 07 FF 0F
|
||||||
|
FF
|
||||||
|
39 01 00 00 00 00 02 5A 01
|
||||||
|
39 01 00 00 00 00 02 5F 00
|
||||||
|
39 01 00 00 00 00 02 9C 01
|
||||||
|
05 01 00 00 00 00 01 2C
|
||||||
|
39 01 00 00 00 00 02 2f 00
|
||||||
|
39 01 00 00 00 00 06 F0 55 AA 52 08 01
|
||||||
|
39 01 00 00 00 00 05 B2 55 01 FF 03
|
||||||
|
05 01 00 00 78 00 01 11
|
||||||
|
05 01 00 00 14 00 01 29
|
||||||
|
];
|
||||||
|
|
||||||
|
qcom,mdss-dsi-off-command = [
|
||||||
|
05 01 00 00 14 00 02 28 00
|
||||||
|
05 01 00 00 78 00 02 10 00];
|
||||||
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
||||||
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
||||||
|
qcom,mdss-dsi-h-sync-pulse = <0>;
|
||||||
|
qcom,compression-mode = "dsc";
|
||||||
|
qcom,mdss-dsc-slice-height = <40>;
|
||||||
|
qcom,mdss-dsc-slice-width = <720>;
|
||||||
|
qcom,mdss-dsc-slice-per-pkt = <1>;
|
||||||
|
qcom,mdss-dsc-bit-per-component = <8>;
|
||||||
|
qcom,mdss-dsc-bit-per-pixel = <8>;
|
||||||
|
qcom,mdss-dsc-block-prediction-enable;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
@@ -90,6 +90,32 @@
|
|||||||
qcom,platform-sec-reset-gpio = <&tlmm 97 0>;
|
qcom,platform-sec-reset-gpio = <&tlmm 97 0>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&dsi_nt37801_amoled_qsync_cmd {
|
||||||
|
qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
|
||||||
|
qcom,panel-sec-supply-entries = <&dsi_panel_pwr_supply>;
|
||||||
|
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
|
||||||
|
qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
|
||||||
|
qcom,mdss-dsi-bl-min-level = <10>;
|
||||||
|
qcom,mdss-dsi-bl-max-level = <4095>;
|
||||||
|
qcom,mdss-brightness-max-level = <8191>;
|
||||||
|
qcom,mdss-dsi-bl-inverted-dbv;
|
||||||
|
qcom,platform-reset-gpio = <&tlmm 98 0>;
|
||||||
|
qcom,platform-sec-reset-gpio = <&tlmm 97 0>;
|
||||||
|
};
|
||||||
|
|
||||||
|
&dsi_nt37801_amoled_qsync_video {
|
||||||
|
qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
|
||||||
|
qcom,panel-sec-supply-entries = <&dsi_panel_pwr_supply>;
|
||||||
|
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
|
||||||
|
qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
|
||||||
|
qcom,mdss-dsi-bl-min-level = <10>;
|
||||||
|
qcom,mdss-dsi-bl-max-level = <4095>;
|
||||||
|
qcom,mdss-brightness-max-level = <8191>;
|
||||||
|
qcom,mdss-dsi-bl-inverted-dbv;
|
||||||
|
qcom,platform-reset-gpio = <&tlmm 98 0>;
|
||||||
|
qcom,platform-sec-reset-gpio = <&tlmm 97 0>;
|
||||||
|
};
|
||||||
|
|
||||||
&dsi_vtdr6130_amoled_120hz_video {
|
&dsi_vtdr6130_amoled_120hz_video {
|
||||||
qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
|
qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
|
||||||
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
|
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
|
||||||
@@ -200,7 +226,9 @@
|
|||||||
&dsi_nt37801_amoled_video
|
&dsi_nt37801_amoled_video
|
||||||
&dsi_nt37801_amoled_dsc_10b_video
|
&dsi_nt37801_amoled_dsc_10b_video
|
||||||
&dsi_nt37801_amoled_video_cphy
|
&dsi_nt37801_amoled_video_cphy
|
||||||
&dsi_nt37801_amoled_cmd_spr>;
|
&dsi_nt37801_amoled_cmd_spr
|
||||||
|
&dsi_nt37801_amoled_qsync_cmd
|
||||||
|
&dsi_nt37801_amoled_qsync_video>;
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|||||||
@@ -9,6 +9,10 @@
|
|||||||
#include "dsi-panel-nt37801-dsc-wqhd-plus-video-cphy.dtsi"
|
#include "dsi-panel-nt37801-dsc-wqhd-plus-video-cphy.dtsi"
|
||||||
#include "dsi-panel-nt37801-dsc-10bit-video.dtsi"
|
#include "dsi-panel-nt37801-dsc-10bit-video.dtsi"
|
||||||
#include "dsi-panel-nt37801-dsc-wqhd-plus-cmd-spr.dtsi"
|
#include "dsi-panel-nt37801-dsc-wqhd-plus-cmd-spr.dtsi"
|
||||||
|
#include "dsi-panel-nt37801-qsync-dsc-wqhd-plus-cmd.dtsi"
|
||||||
|
#include "dsi-panel-nt37801-qsync-dsc-wqhd-plus-cmd-cphy.dtsi"
|
||||||
|
#include "dsi-panel-nt37801-qsync-dsc-wqhd-plus-video.dtsi"
|
||||||
|
#include "dsi-panel-nt37801-qsync-dsc-wqhd-plus-video-cphy.dtsi"
|
||||||
#include "dsi-panel-sharp-dsc-4k-cmd.dtsi"
|
#include "dsi-panel-sharp-dsc-4k-cmd.dtsi"
|
||||||
#include "dsi-panel-sharp-dsc-4k-video.dtsi"
|
#include "dsi-panel-sharp-dsc-4k-video.dtsi"
|
||||||
#include "dsi-panel-sim-cmd-au.dtsi"
|
#include "dsi-panel-sim-cmd-au.dtsi"
|
||||||
@@ -540,6 +544,84 @@
|
|||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&dsi_nt37801_amoled_qsync_cmd {
|
||||||
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
||||||
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
||||||
|
qcom,esd-check-enabled;
|
||||||
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
||||||
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
||||||
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
||||||
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
||||||
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
||||||
|
|
||||||
|
qcom,mdss-dsi-display-timings {
|
||||||
|
timing@0 {
|
||||||
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a
|
||||||
|
0b 0a 02 04 00 21 0f];
|
||||||
|
qcom,display-topology = <2 2 1>;
|
||||||
|
qcom,default-topology-index = <0>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
&dsi_nt37801_amoled_qsync_cmd_cphy {
|
||||||
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
||||||
|
qcom,esd-check-enabled;
|
||||||
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
||||||
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
||||||
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
||||||
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
||||||
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
||||||
|
|
||||||
|
qcom,mdss-dsi-display-timings {
|
||||||
|
timing@0 {
|
||||||
|
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 23 22 08
|
||||||
|
19 08 02 04 00 00 00];
|
||||||
|
qcom,display-topology = <2 2 1>;
|
||||||
|
qcom,default-topology-index = <0>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
&dsi_nt37801_amoled_qsync_video {
|
||||||
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
||||||
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
||||||
|
qcom,esd-check-enabled;
|
||||||
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
||||||
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
||||||
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
||||||
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
||||||
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
||||||
|
|
||||||
|
qcom,mdss-dsi-display-timings {
|
||||||
|
timing@0 {
|
||||||
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a
|
||||||
|
0b 0a 02 04 00 21 0f];
|
||||||
|
qcom,display-topology = <2 2 1>;
|
||||||
|
qcom,default-topology-index = <0>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
&dsi_nt37801_amoled_qsync_video_cphy {
|
||||||
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
||||||
|
qcom,esd-check-enabled;
|
||||||
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
||||||
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
||||||
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
||||||
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
||||||
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
||||||
|
|
||||||
|
qcom,mdss-dsi-display-timings {
|
||||||
|
timing@0 {
|
||||||
|
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 25 25 08
|
||||||
|
19 09 02 04 00 00 00];
|
||||||
|
qcom,display-topology = <2 2 1>;
|
||||||
|
qcom,default-topology-index = <0>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
&dsi_sharp_4k_dsc_cmd {
|
&dsi_sharp_4k_dsc_cmd {
|
||||||
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
||||||
|
|
||||||
|
|||||||
@@ -81,6 +81,26 @@
|
|||||||
qcom,platform-reset-gpio = <&tlmm 98 0>;
|
qcom,platform-reset-gpio = <&tlmm 98 0>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&dsi_nt37801_amoled_qsync_cmd {
|
||||||
|
qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
|
||||||
|
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
|
||||||
|
qcom,mdss-dsi-bl-min-level = <10>;
|
||||||
|
qcom,mdss-dsi-bl-max-level = <4095>;
|
||||||
|
qcom,mdss-brightness-max-level = <8191>;
|
||||||
|
qcom,mdss-dsi-bl-inverted-dbv;
|
||||||
|
qcom,platform-reset-gpio = <&tlmm 98 0>;
|
||||||
|
};
|
||||||
|
|
||||||
|
&dsi_nt37801_amoled_qsync_video {
|
||||||
|
qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
|
||||||
|
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
|
||||||
|
qcom,mdss-dsi-bl-min-level = <10>;
|
||||||
|
qcom,mdss-dsi-bl-max-level = <4095>;
|
||||||
|
qcom,mdss-brightness-max-level = <8191>;
|
||||||
|
qcom,mdss-dsi-bl-inverted-dbv;
|
||||||
|
qcom,platform-reset-gpio = <&tlmm 98 0>;
|
||||||
|
};
|
||||||
|
|
||||||
&dsi_vtdr6130_amoled_120hz_video {
|
&dsi_vtdr6130_amoled_120hz_video {
|
||||||
qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
|
qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
|
||||||
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
|
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
|
||||||
@@ -190,7 +210,9 @@
|
|||||||
&dsi_nt37801_amoled_video
|
&dsi_nt37801_amoled_video
|
||||||
&dsi_nt37801_amoled_video_cphy
|
&dsi_nt37801_amoled_video_cphy
|
||||||
&dsi_nt37801_amoled_dsc_10b_video
|
&dsi_nt37801_amoled_dsc_10b_video
|
||||||
&dsi_nt37801_amoled_cmd_spr>;
|
&dsi_nt37801_amoled_cmd_spr
|
||||||
|
&dsi_nt37801_amoled_qsync_cmd
|
||||||
|
&dsi_nt37801_amoled_qsync_video>;
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|||||||
@@ -81,6 +81,26 @@
|
|||||||
qcom,platform-reset-gpio = <&tlmm 98 0>;
|
qcom,platform-reset-gpio = <&tlmm 98 0>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&dsi_nt37801_amoled_qsync_cmd_cphy {
|
||||||
|
qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
|
||||||
|
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
|
||||||
|
qcom,mdss-dsi-bl-min-level = <10>;
|
||||||
|
qcom,mdss-dsi-bl-max-level = <4095>;
|
||||||
|
qcom,mdss-brightness-max-level = <8191>;
|
||||||
|
qcom,mdss-dsi-bl-inverted-dbv;
|
||||||
|
qcom,platform-reset-gpio = <&tlmm 98 0>;
|
||||||
|
};
|
||||||
|
|
||||||
|
&dsi_nt37801_amoled_qsync_video_cphy {
|
||||||
|
qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
|
||||||
|
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
|
||||||
|
qcom,mdss-dsi-bl-min-level = <10>;
|
||||||
|
qcom,mdss-dsi-bl-max-level = <4095>;
|
||||||
|
qcom,mdss-brightness-max-level = <8191>;
|
||||||
|
qcom,mdss-dsi-bl-inverted-dbv;
|
||||||
|
qcom,platform-reset-gpio = <&tlmm 98 0>;
|
||||||
|
};
|
||||||
|
|
||||||
&dsi_vtdr6130_amoled_120hz_video {
|
&dsi_vtdr6130_amoled_120hz_video {
|
||||||
qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
|
qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
|
||||||
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
|
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
|
||||||
@@ -188,7 +208,9 @@
|
|||||||
panel = <&dsi_nt37801_amoled_cmd_cphy
|
panel = <&dsi_nt37801_amoled_cmd_cphy
|
||||||
&dsi_nt37801_amoled_video_cphy
|
&dsi_nt37801_amoled_video_cphy
|
||||||
&dsi_nt37801_amoled_cmd
|
&dsi_nt37801_amoled_cmd
|
||||||
&dsi_nt37801_amoled_video>;
|
&dsi_nt37801_amoled_video
|
||||||
|
&dsi_nt37801_amoled_qsync_cmd_cphy
|
||||||
|
&dsi_nt37801_amoled_qsync_video_cphy>;
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|||||||
Reference in New Issue
Block a user