ARM: dts: msm: add support for sw fuse for Tuna target
Add sw fuse range to dts file for Tuna target. The swfuse_phys is only needed in primary VM. Change-Id: Ida97d23c3f0634864829ea8f7ea91e388062eb4c Signed-off-by: Sanskar Omar <quic_sansomar@quicinc.com> Signed-off-by: lnxdisplay <lnxdisplay@localhost>
This commit is contained in:
@@ -13,11 +13,13 @@
|
||||
reg = <0x0ae00000 0x93800>,
|
||||
<0x0aeb0000 0x2008>,
|
||||
<0x0af80000 0x7000>,
|
||||
<0x400000 0x2000>;
|
||||
<0x400000 0x2000>,
|
||||
<0x0af50000 0x140>;
|
||||
reg-names = "mdp_phys",
|
||||
"vbif_phys",
|
||||
"regdma_phys",
|
||||
"ipcc_reg";
|
||||
"ipcc_reg",
|
||||
"swfuse_phys";
|
||||
|
||||
/* interrupt config */
|
||||
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
|
||||
|
@@ -231,7 +231,7 @@
|
||||
|
||||
qti,smmu-proxy-cb-id = <QTI_SMMU_PROXY_DISPLAY_CB>;
|
||||
|
||||
qcom,sde-vm-exclude-reg-names = "ipcc_reg";
|
||||
qcom,sde-vm-exclude-reg-names = "ipcc_reg", "swfuse_phys";
|
||||
|
||||
/* data and reg bus scale settings */
|
||||
interconnects = <&mmss_noc MASTER_MDP &gem_noc SLAVE_LLCC>,
|
||||
|
Reference in New Issue
Block a user